# INTEGRATED CIRCUITS

# DATA SHEET



# PCA9554/PCA9554A 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

Product data Supersedes data of 2001 May 07





# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A



#### **FEATURES**

- Operating power supply voltage range of 2.3 to 5.5 V
- 5 V tolerant I/Os
- Polarity inversion register
- Active low interrupt output
- Low stand-by current
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 8 I/O pins which default to 8 inputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114,
   200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA

#### **DESCRIPTION**

The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I<sup>2</sup>C/SMBus applications and were developed to enhance the Philips family of I<sup>2</sup>C I/O expanders. The improvements include higher drive capability, 5V I/O tolerance, lower supply current, individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, pushbuttons, LEDs, fans, etc..

The PCA9554/54A consist of an 8-bit Configuration register (Input or Output selection); 8-bit Input register, 8-bit Output register and an 8-bit Polarity inversion register (Active high or Active low operation). The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each Input or Output is kept in the corresponding Input or Output register. The polarity of the read register can be inverted with the Polarity Inversion Register. All registers can be read by the system master. Although pin to pin and I<sup>2</sup>C address compatible with the PCF8574

series, software changes are required due to the enhancements and are discussed in Application Note AN469.

The PCA9554/54A open-drain interrupt output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed  $I^2C$  address and allow up to eight devices to share the same  $I^2C/SMBus$ . The PCA9554A is identical to the PCA9554 except that the fixed  $I^2C$  address is different allowing up to sixteen of these devices (eight of each) on the same  $I^2C/SMBus$ .

### **PIN CONFIGURATION**




Figure 1. Pin configuration

### **PIN DESCRIPTION**

| PIN<br>NUMBER | SYMBOL          | FUNCTION                      |
|---------------|-----------------|-------------------------------|
| 1             | A0              | Address input 0               |
| 2             | A1              | Address input 1               |
| 3             | A2              | Address input 2               |
| 4–7           | I/O0-3          | I/O0 to I/O3                  |
| 8             | V <sub>SS</sub> | Supply ground                 |
| 9             | I/O4–7          | I/O4 to I/O7                  |
| 13            | ĪNT             | Interrupt output (open drain) |
| 14            | SCL             | Serial clock line             |
| 15            | SDA             | Serial data line              |
| 16            | $V_{DD}$        | Supply voltage                |

#### ORDERING INFORMATION

| PACKAGES                 | TEMPERATURE RANGE | ORDER CODE | DRAWING NUMBER |
|--------------------------|-------------------|------------|----------------|
| 16-Pin Plastic SO (wide) | −40 to +85 °C     | PCA9554D   | SOT162-1       |
| 16-Pin Plastic SSOP      | −40 to +85 °C     | PCA9554DB  | SOT338-1       |
| 16-Pin Plastic TSSOP     | −40 to +85 °C     | PCA9554PW  | SOT403-1       |
| 16-Pin Plastic SO (wide) | −40 to +85 °C     | PCA9554AD  | SOT162-1       |
| 16-Pin Plastic SSOP      | −40 to +85 °C     | PCA9554ADB | SOT338-1       |
| 16-Pin Plastic TSSOP     | −40 to +85 °C     | PCA9554APW | SOT403-1       |

I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

SMBus as specified by the Smart Battery System Implementers Forum is a derivative of the Philips I<sup>2</sup>C patent.

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A

#### **BLOCK DIAGRAM**




Figure 2. Block diagram

#### **REGISTERS**

# **Command Byte**

| Command | Protocol        | Function                    |
|---------|-----------------|-----------------------------|
| 0       | Read byte       | Input port register         |
| 1       | Read/write byte | Output port register        |
| 2       | Read/write byte | Polarity inversion register |
| 3       | Read/write byte | Configuration register      |

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

#### Register 0 - Input Port Register

| bit     | 17 | 16 | 15 | 14 | 13 | 12 | l1 | 10 |
|---------|----|----|----|----|----|----|----|----|
| default | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

This register is a read only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

# Register 1 - Output Port Register

| bit     | 07 | O6 | O5 | 04 | О3 | 02 | 01 | O0 |
|---------|----|----|----|----|----|----|----|----|
| default | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

This register reflects the outgoing logic levels of the pins defined as outputs by Register 3. Bit values in this register have no effect on pins defined as inputs. Reads from this register return the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

### Register 2 - Polarity Inversion Register

| bit     | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
|---------|----|----|----|----|----|----|----|----|
| default | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

This register allows the user to invert the polarity of the Input Port Register data. If a bit in this register is set (written with '1'), the corresponding Input Port data is inverted. If a bit in this register is cleared (written with a '0'), the Input Port data polarity is retained.

# Register 3 – Configuration Register

| bit     | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
|---------|----|----|----|----|----|----|----|----|
| default | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At reset, the I/Os are configured as inputs with a weak pull-up to  $V_{DD}$ .

#### **Power-on Reset**

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9554 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9554 registers and state machine will initialize to their default states.

# **Interrupt Output**


The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the input port register is read.

Note that changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the input port register.

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A

#### SIMPLIFIED SCHEMATIC OF I/O0 TO I/O7



NOTE: At Power-on Reset, all registers return to default values.

Figure 3. Simplified schematic of I/O0 to I/O7

# I/O port


When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high impedance input with a weak pull-up (100 k $\Omega$  typ.) to V<sub>DD</sub>. The input voltage may be raised above V<sub>DD</sub> to a maximum of 5.5 V

If the I/O is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the output port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low impedance paths that exist between the pin and either  $V_{\mbox{\scriptsize DD}}$  or  $V_{\mbox{\scriptsize SS}}.$ 

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A

#### **Device address**



slave address

0 1 1 1 A2 A1 A0 R/W

fixed programmable

su01418

Figure 4. PCA9554 address

Figure 5. PCA9554A address

### **Bus transactions**

Data is transmitted to the PCA9554/PCA9554A registers using the write mode as shown in Figures 6 and 7. Data is read from the PCA9554/PCA9554A registers using the read mode as shown in Figures 8 and 9. These devices do not implement an auto-increment function so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent.




Figure 6. WRITE to output port register




Figure 7. WRITE to configuration or polarity inversion registers

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A





Figure 8. READ from register



#### NOTES:

- 1. This figure assumes the command byte has previously been programmed with 00h.
- 2. Transfer of data can be stopped at any moment by a stop condition.

Figure 9. READ input port register

# 8-bit $I^2C$ and SMBus I/O port with interrupt

# PCA9554/PCA9554A

# **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134)

| SYMBOL           | PARAMETER                     | CONDITIONS | MIN                   | MAX  | UNIT |
|------------------|-------------------------------|------------|-----------------------|------|------|
| $V_{DD}$         | Supply voltage                |            | -0.5                  | 6.0  | V    |
| II               | DC input current              |            |                       | ±20  | mA   |
| V <sub>I/O</sub> | DC voltage on an I/O          |            | V <sub>SS</sub> - 0.5 | 5.5  | V    |
| I <sub>I/O</sub> | DC output current on an I/O   |            | _                     | ±50  | mA   |
| I <sub>DD</sub>  | Supply current                |            | _                     | 85   | mA   |
| I <sub>SS</sub>  | Supply current                |            | _                     | 100  | mA   |
| P <sub>tot</sub> | Total power dissipation       |            | _                     | 200  | mW   |
| T <sub>stg</sub> | Storage temperature range     |            | -65                   | +150 | °C   |
| T <sub>amb</sub> | Operating ambient temperature |            | -40                   | +85  | °C   |

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A

# **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

### DC CHARACTERISTICS

 $V_{DD}$  = 2.3 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = –40 to +85 °C; unless otherwise specified.

| PARAMETER                          | CONDITIONS   | MIN  | TYP            | MAX                 | UNIT           |
|------------------------------------|--|--|----------------|---------------------|----------------|
|                                    |  |  | _              |                     |                |
| Supply voltage                     |  | 2.3  |                | 5.5                 | V              |
| Supply current                     | Operating mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $f_{SCL} = 100 \text{ kHz}$  | _  | 104            | 175                 | μА             |
| Standby current                    | Standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$ ; $I/O = \text{inputs}$   | _  | 550            | 700                 | μА             |
| Standby current                    | Standby mode; V <sub>DD</sub> = 5.5 V; no load; V <sub>I</sub> = V <sub>DD</sub> ; f <sub>SCL</sub> = 0 kHz; I/O = inputs  | _  | 0.25           | 1                   | μΑ             |
| Power-on reset voltage             | No load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>   |  | 1.5            | 1.65                | V              |
| input/output SDA                   |  |  |                |                     |                |
| LOW level input voltage            |  | -0.5   | _              | 0.3 V <sub>DD</sub> | V              |
| HIGH level input voltage           |  | 0.7 V <sub>DD</sub>  | _              | 5.5                 | V              |
| LOW level output current           | V <sub>OL</sub> = 0.4V   | 3  | _              |                     | mA             |
| Leakage current                    | $V_I = V_{DD} = V_{SS}$  | -1   | _              | +1                  | μΑ             |
| Input capacitance                  | V <sub>I</sub> = V <sub>SS</sub>   | <u> </u>   | 6              | 10                  | pF             |
|                                    | •  |  |                |                     | •              |
| LOW level input voltage            |  | -0.5   | _              | 0.8                 | V              |
| HIGH level input voltage           |  | 2.0  | _              | 5.5                 | V              |
|                                    | V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 2.3 V; Note 1   | 8  | 10             | _                   | mA             |
|                                    |  | 10   | 13             | _                   | mA             |
|                                    | V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 4.5 V; Note 1   | 8  | 17             | _                   | mA             |
| LOW level output current           | V <sub>OL</sub> = 0.7 V; V <sub>DD</sub> = 4.5 V; Note 1   | 10   | 24             |                     | mA             |
|                                    | V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 3.0 V; Note 1   | 8  | 14             |                     | mA             |
|                                    | V <sub>OL</sub> = 0.7 V; V <sub>DD</sub> = 3.0 V; Note 1   | 10   | 19             | _                   | mA             |
|                                    | $I_{OH} = -8 \text{ mA}; V_{DD} = 2.3 \text{ V}; \text{ Note 2}$   | 1.8  | _              | _                   | V              |
|                                    | $I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}; \text{ Note 2}$  | 1.7  | _              | _                   | V              |
| LUQUI I accel a cota est contra es | $I_{OH} = -8 \text{ mA}; V_{DD} = 3.0 \text{ V}; \text{ Note 2}$   | 2.6  | _              |                     | V              |
| HIGH level output voltage          | $I_{OH} = -10 \text{ mA}$ ; $V_{DD} = 3.0 \text{ V}$ ; Note 2  | 2.5  | _              |                     | V              |
|                                    | $I_{OH} = -8 \text{ mA}; V_{DD} = 4.75 \text{ V}; \text{ Note 2}$  | 4.1  | _              | _                   | V              |
|                                    | $I_{OH} = -10 \text{ mA}; V_{DD} = 4.75 \text{ V}; \text{ Note 2}$   | 4.0  | _              | _                   | V              |
| Input leakage current              | $V_{DD} = 3.6 \text{ V}; V_{I} = V_{DD}$   | <u> </u>   | _              | 1                   | μΑ             |
| Input leakage current              | $V_{DD} = 5.5 \text{ V}; V_{I} = V_{SS}$   | <u> </u>   | _              | -100                | μΑ             |
| Input capacitance                  |  | <u> </u>   | 3.7            | 5                   | pF             |
| Output capacitance                 |  |  | 3.7            | 5                   | pF             |
| T                                  | •  | •  | •              | •                   | •              |
| LOW level output current           | V <sub>OL</sub> = 0.4 V  | 3  | _              | <u> </u>            | mA             |
| ts A0, A1, A2                      | • *  | •  |                | •                   |                |
| LOW level input voltage            |  | -0.5   | _              | 0.8                 | V              |
|                                    |  |  |                |                     |                |
| HIGH level input voltage           |  | 2.0  | -              | 5.5                 | V              |
|                                    | Supply voltage Supply current Standby current Standby current Power-on reset voltage nput/output SDA LOW level input voltage HIGH level input voltage LOW level output current Leakage current Input capacitance  LOW level input voltage HIGH level input voltage HOW level output current Leakage current Input capacitance  HIGH level output voltage  LOW level output current  Input leakage current Input leakage current Input capacitance Output capacitance Output capacitance T LOW level output current SAO, A1, A2 | Supply voltage  Supply current  Standby current  Standby current  Standby current  Standby mode; VDD = 5.5 V; no load; fSCL = 100 kHz  Standby mode; VDD = 5.5 V; no load; VI = VSS; fSCL = 0 kHz; I/O = inputs  Standby mode; VDD = 5.5 V; no load; VI = VDD; fSCL = 0 kHz; I/O = inputs  Standby current  Power-on reset voltage No load; VI = VDD; fSCL = 0 kHz; I/O = inputs  Power-on reset voltage No load; VI = VDD; fSCL = 0 kHz; I/O = inputs  Power-on reset voltage No load; VI = VDD; or VSS  Input/output SDA  LOW level input voltage  LOW level input voltage  LOW level output current  Leakage current  VI = VDD = VSS  LOW level input voltage  HIGH level output current  VOL = 0.5 V; VDD = 2.3 V; Note 1  VOL = 0.5 V; VDD = 3.0 V; Note 1  VOL = 0.5 V; VDD = 3.0 V; Note 1  VOL = 0.7 V; VDD = 3.0 V; Note 1  VOL = 0.7 V; VDD = 3.0 V; Note 2  IOH = -8 mA; VDD = 2.3 V; Note 2  IOH = -8 mA; VDD = 3.0 V; Note 2  IOH = -8 mA; VDD = 3.0 V; Note 2  IOH = -8 mA; VDD = 3.0 V; Note 2  IOH = -8 mA; VDD = 3.0 V; Note 2  IOH = -10 mA; VDD = 4.75 V; Note 2  IOH = - | Supply voltage | Supply voltage      | Supply voltage |

# NOTES:

- 1. The total current sunk by all I/Os must be limited to 100 mA.
- 2. The total current sourced by all I/Os must be limited to 85 mA.

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A




Figure 10. Definition of timing

# **AC SPECIFICATIONS**

| SYMBOL              | PARAMETER  |     | RD MODE<br>BUS | FAST MO<br>I <sup>2</sup> C BU       |     | UNITS |  |
|---------------------|--|-----|----------------|--------------------------------------|-----|-------|--|
|                     |  | MIN | MAX            | MIN                                  | MAX |       |  |
| f <sub>SCL</sub>    | Operating frequency  | 0   | 100            | 0                                    | 400 | kHz   |  |
| t <sub>BUF</sub>    | Bus free time between STOP and START conditions                    | 4.7 | _              | 1.3                                  | _   | μs    |  |
| t <sub>HD;STA</sub> | Hold time after (repeated) START condition                         | 4.0 | _              | 0.6                                  | _   | μs    |  |
| t <sub>SU;STA</sub> | Repeated START condition setup time                                | 4.7 | _              | 0.6                                  | _   | μs    |  |
| t <sub>SU;STO</sub> | Setup time for STOP condition                                      | 4.0 | _              | 0.6                                  | _   | μs    |  |
| t <sub>HD;DAT</sub> | Data in hold time  | 0   | _              | 0                                    | _   | ns    |  |
| t <sub>VD;ACK</sub> | Valid time for ACK condition <sup>2</sup>                          | 0.3 | 3.45           | 0.1                                  | 0.9 | μs    |  |
| t <sub>VD;DAT</sub> | Data out valid time <sup>3</sup>                                   | 300 | _              | 50                                   | _   | ns    |  |
| t <sub>SU;DAT</sub> | Data setup time  | 250 | _              | 100                                  | _   | ns    |  |
| t <sub>LOW</sub>    | Clock LOW period   | 4.7 | _              | 1.3                                  | _   | μs    |  |
| t <sub>HIGH</sub>   | Clock HIGH period  | 4.0 | _              | 0.6                                  | _   | μs    |  |
| t <sub>F</sub>      | Clock/Data fall time   | _   | 300            | 20 + 0.1 C <sub>b</sub> <sup>1</sup> | 300 | ns    |  |
| t <sub>R</sub>      | Clock/Data rise time   | _   | 1000           | 20 + 0.1 C <sub>b</sub> <sup>1</sup> | 300 | ns    |  |
| t <sub>SP</sub>     | Pulse width of spikes that must be suppressed by the input filters | _   | 50             | _                                    | 50  | ns    |  |
| Port Timing         |  |     |                |                                      |     |       |  |
| t <sub>PV</sub>     | Output data valid  | _   | 200            | _                                    | 200 | ns    |  |
| t <sub>PS</sub>     | Input data setup time  | 100 | _              | 100                                  | _   | ns    |  |
| t <sub>PH</sub>     | Input data hold time   | 1   | _              | 1                                    | _   | μs    |  |
| Interrupt Tim       | ing  |     |                |                                      |     |       |  |
| t <sub>IV</sub>     | Interrupt valid  | _   | 4              | _                                    | 4   | μs    |  |
| t <sub>IR</sub>     | Interrupt reset  | _   | 4              | _                                    | 4   | μs    |  |

# NOTES:


- C<sub>b</sub> = total capacitance of one bus line in pF.
   t<sub>VD;ACK</sub> = time for Acknowledgement signal from SCL low to SDA (out) low.
   t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL low.

# 8-bit $I^2C$ and SMBus I/O port with interrupt

# PCA9554/PCA9554A

# SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



# DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp             | С              | D <sup>(1)</sup> | E <sup>(1)</sup> | е     | HE             | L     | Lp             | Q          | v    | w    | у     | z <sup>(1)</sup> | θ  |
|--------|-----------|----------------|----------------|----------------|----------------|----------------|------------------|------------------|-------|----------------|-------|----------------|------------|------|------|-------|------------------|----|
| mm     | 2.65      | 0.30<br>0.10   | 2.45<br>2.25   | 0.25           | 0.49<br>0.36   | 0.32<br>0.23   | 10.5<br>10.1     | 7.6<br>7.4       | 1.27  | 10.65<br>10.00 | 1.4   | 1.1<br>0.4     | 1.1<br>1.0 | 0.25 | 0.25 | 0.1   | 0.9<br>0.4       | 8° |
| inches | 0.10      | 0.012<br>0.004 | 0.096<br>0.089 | 0.01           | 0.019<br>0.014 | 0.013<br>0.009 | 0.41<br>0.40     | 0.30<br>0.29     | 0.050 | 0.419<br>0.394 | 0.055 | 0.043<br>0.016 |            | 0.01 | 0.01 | 0.004 | 0.035<br>0.016   | 0° |

### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


| OUTLINE  |        | REFER  | EUROPEAN | ISSUE DATE |                                  |
|----------|--------|--------|----------|------------|----------------------------------|
| VERSION  | IEC    | JEDEC  | EIAJ     | PROJECTION | ISSUE DATE                       |
| SOT162-1 | 075E03 | MS-013 |          |            | <del>-97-05-22</del><br>99-12-27 |

# 8-bit $I^2C$ and SMBus I/O port with interrupt

# PCA9554/PCA9554A

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



# **DIMENSIONS (mm are the original dimensions)**

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | С            | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | HE         | L    | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|--------------|--------------|------------------|------------------|------|------------|------|--------------|------------|-----|------|-----|------------------|----------|
| mm   | 2.0       | 0.21<br>0.05   | 1.80<br>1.65   | 0.25           | 0.38<br>0.25 | 0.20<br>0.09 | 6.4<br>6.0       | 5.4<br>5.2       | 0.65 | 7.9<br>7.6 | 1.25 | 1.03<br>0.63 | 0.9<br>0.7 | 0.2 | 0.13 | 0.1 | 1.00<br>0.55     | 8°<br>0° |

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


| OUTLINE  |     | EUROPEAN | ISSUE DATE |  |            |                                  |
|----------|-----|----------|------------|--|------------|----------------------------------|
| VERSION  | IEC | JEDEC    | EIAJ       |  | PROJECTION | 1330E DATE                       |
| SOT338-1 |     | MO-150   |            |  |            | <del>-95-02-04</del><br>99-12-27 |


# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1





# DIMENSIONS (mm are the original dimensions)

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | С          | D <sup>(1)</sup> | E <sup>(2)</sup> | е    | HE         | L   | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|--------------|------------|------------------|------------------|------|------------|-----|--------------|------------|-----|------|-----|------------------|----------|
| mm   | 1.10      | 0.15<br>0.05   | 0.95<br>0.80   | 0.25           | 0.30<br>0.19 | 0.2<br>0.1 | 5.1<br>4.9       | 4.5<br>4.3       | 0.65 | 6.6<br>6.2 | 1.0 | 0.75<br>0.50 | 0.4<br>0.3 | 0.2 | 0.13 | 0.1 | 0.40<br>0.06     | 8°<br>0° |

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |     | EUROPEAN | ISSUE DATE |            |                                  |
|----------|-----|----------|------------|------------|----------------------------------|
| VERSION  | IEC | JEDEC    | EIAJ       | PROJECTION | 1330E DATE                       |
| SOT403-1 |     | MO-153   |            |            | <del>-95-04-04</del><br>99-12-27 |

# 8-bit I<sup>2</sup>C and SMBus I/O port with interrupt

# PCA9554/PCA9554A



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

| Data sheet status <sup>[1]</sup> | Product<br>status <sup>[2]</sup> | Definitions  |
|----------------------------------|----------------------------------|--|
| Objective data                   | Development                      | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| Preliminary data                 | Qualification                    | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.                                     |
| Product data                     | Production                       | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

# **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com.

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 05-02

9397 750 09817

Let's make things better.

Philips Semiconductors



Document order number:



<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.